

# Digital Clock Recovery with Adaptive Loop Gain to Overcome Channel Impairments in 112 Gbit/s CP-QPSK Receivers

C. Hebebrand<sup>(1)</sup>, A. Napoli<sup>(2)</sup>, A. Bianciotto<sup>(2)</sup>, S. Calabro<sup>(2)</sup>, B. Spinnler<sup>(2)</sup> and W. Rosenkranz<sup>(1)</sup>

<sup>(1)</sup> Chair for Communications, University of Kiel, Kaiserstraße 2, D-24143 Kiel, Germany, E-mail: [ch@tf.uni-kiel.de](mailto:ch@tf.uni-kiel.de)

<sup>(2)</sup> Nokia Siemens Networks, Network Systems, St.-Martin-Str. 76, 80240 München

**Abstract** *The effective loop parameters of digital PLL based clock recovery schemes vary with the degree of impairments in the received signal. We present a novel scheme that guarantees stable PLL design parameters independently of input signal distortions.*

## Introduction


Recently, digital signal processing (DSP) in combination with coherent detection has received significant attention in high-speed optical transmission. Using this technique, realization of clock recovery, equalization and carrier recovery in the digital domain will be possible. The main task of the clock recovery is to provide a signal to the equalizer and carrier recovery subsystems, from which the jitter and the symbol clock frequency offset of the analog-to-digital converter (ADC) is removed. In a phase-locked loop (PLL) based clock recovery design, the phase detector (PD) constant (e.g. the slope of the S-curve) is an important parameter which has to be known<sup>1,2</sup> and which determines loop performance (e.g. bandwidth, stability) significantly. The PD constant  $K_D$  however depends on the received signal and may vary significantly during transmission e.g. due to differential group delay (DGD), chromatic dispersion (CD) or signal dynamics. In this paper, we present a clock recovery structure with an additional open loop configuration, which makes the design of a digital phase-locked loop independent of the slope of the phase detector due to a novel scheme with adaptive control of loop gain.

## System setup and design

Fig. 1a shows a conventional digital clock recovery, which is implemented as a second order phase-locked loop (PLL) with an active PI-filter (i.e. a filter with perfect integrator path) and a Gardner phase detector (GPD)<sup>3</sup>.

The operating mode of the clock recovery is as follows: The analog-to-digital converter (ADC) delivers approximately two samples per symbol. The exact value depends on the

difference between the clock frequency of the ADC and twice the symbol frequency of the received signal (here called symbol frequency offset  $\Delta f_{Sym}$ ). To correct  $\Delta f_{Sym}$  and the initial phase shift of the ADC, the sampled signal is interpolated at the time instants  $t + k T_S/2 + \varepsilon$  produced by the numerically controlled oscillator (NCO) of the digital PLL. The GPD uses three samples for calculation of the overall timing error<sup>2,3</sup>. The S-curve of the GPD is shown in Fig. 1b.




**Fig. 1:** a) Fully digital clock recovery, b) S-curve of the Gardner phase detector and c) normalized phase detector constant vs.  $DGD/T_S$  for various polarization mixing angles  $\alpha$  for clock recovery with conventional Gardner PD.

In order to demonstrate the susceptibility of the pure Gardner phase detector to distortions, Fig. 1c depicts the normalized phase detector constant  $K_D$  vs. normalized differential group delay  $DGD/T_S$  for various polarization mixing



calculated  $K_{D,\text{signal}}$  is multiplied with  $K_{D,\text{design}}$  and afterwards fed as an additional amplification or attenuation factor into the loop. The place of this additional multiplication can be everywhere in the loop. Due to this adaptive control the influence of  $K_{D,\text{signal}}$  on the dynamics of the PLL is canceled out. The speed of this adaptive control depends on the symbol frequency offset of the ADC. This offset determines the time required to observe the full S-curve, which is necessary to determine the actual  $K_{D,\text{signal}}$ .



**Fig. 3:** a) Residual  $\Delta f_{\text{Sym}}$  during the lock-in procedure for a system with and without adaptive control with  $K_{D,\text{design}} = 2 K_{D,\text{signal}}$  and a reference system with  $K_{D,\text{design}} = K_{D,\text{signal}}$  and b) estimated loop bandwidth  $B_{L,\text{eff}}$  after PI-filter for both systems and  $B_{L,\text{eff}} = z B_{L,\text{design}}$  (equation (2) and (3)) vs.  $x$  after lock-in of the PLL

As an example, Fig. 3a shows the residual symbol frequency offset  $\Delta f_{\text{Sym}}$ , derived from the output of the integral part of the PI-filter, during the lock-in procedure for a 112 Gbit/s CP-QPSK transmission with an OSNR of 15 dB. For the red (w adaption) and blue (w/o adaption) curve we assumed  $K_{D,\text{design}} = 2 K_{D,\text{signal}}$  and for the black (reference) curve  $K_{D,\text{design}} = K_{D,\text{signal}}$ . The symbol frequency offset was set to  $\Delta f_{\text{Sym}} = 10$  MHz, the damping factor was  $\zeta = 0.707$  and the loop bandwidth  $B_{L,\text{design}} = 10$  MHz. The curve

with adaptive control exhibits the same behaviour as the reference system after the time needed to calculate  $K_{D,\text{signal}}$  (for this  $\Delta f_{\text{Sym}}$  about 11200 samples  $\sim 200$  ns), whereas the system without adaptive control requires a much longer pull-in and lock-in time, which reveals a smaller loop bandwidth<sup>2</sup>.

From the standard deviation of the output after the PI-filter the loop bandwidth  $B_{L,\text{eff}}$  after lock-in of the PLL, for the system without and with adaptive control, was estimated for various values of the factor  $x = K_{D,\text{design}} / K_{D,\text{signal}}$  (Fig. 3b). It can be seen that the estimated loop bandwidth of the system without adaptive control shows almost the same behaviour as the analytical curve for the effective loop bandwidth  $B_{L,\text{eff}} = z B_{L,\text{design}}$  (equation (2) and (3), dashed curve in Fig. 3b). On the contrary the estimated loop bandwidth for the system with adaptive control is the same for all values of  $x$ , which implies a constant loop gain and according to this a design of the digital PLL which is independent of  $K_{D,\text{signal}}$ .

## Conclusions

We have presented a novel approach for an adaptive control of the loop gain for a clock recovery subsystem based on a digital phase-locked loop. This adaptive control makes the design of the loop independent of the properties of the incoming signal. Without such a control the clock recovery may become unstable due to varying loop gain caused by distortions like chromatic dispersion or differential group delay.

## References

- 1 J. W. M. Bergmans, "Digital Baseband Transmission and Recording", Kluwer, 1996.
- 2 F. M. Gardner, "Phaselock Techniques", 2<sup>nd</sup> edition, Wiley, 1979.
- 3 F. M. Gardner, "A BPSK/QPSK Timing-Error Detector for Sampled Receivers", IEEE Trans. Commun, Vol. COM-34, No. 5, pp. 423-429, May 1986.
- 4 J. W. M. Bergmans, "Effect of Loop Delay on Stability of Discrete-Time PLL", IEEE Trans. Circuits and Syst. I, Vol. 42, No. 4, pp.229-231, April 1995.